We report the operation of a field-effect transistor based on a single InAs nanowire gated by an ionic liquid. Liquid gating yields very efficient carrier modulation with a transconductance value thirty time larger than standard back gating with the SiO2/Si++ substrate. Thanks to this wide modulation we show the controlled evolution from semiconductor to metallic-like behavior in the nanowire. This work provides the first systematic study of ionic-liquid gating in electronic devices based on individual III-V semiconductor nanowires: we argue this architecture opens the way to a wide range of fundamental and applied studies from the phase-transitions to bioelectronics.
INTRODUCTION
Iontronics targets the control of electrical properties and functionality of electronic devices by exploiting ionic motion and arrangement [1, 2] . It represents an interdisciplinary field encompassing electrochemistry [3] , solid-state physics [4] , energy storage [5] , electronics [6] and biological sciences [7] . A key element driving the functionality of these devices is the electric-double-layer (EDL) [8] formed at the interface between an (electronically-insulating) ionic conductor and an electronic conductor such as an organic system [9] or an inorganic semiconductor [10] . The use of ionic liquids [11] [12] [13] [14] for the realization of EDL transistors (EDLTs) [15] was shown to yield very high local electric fields and efficient carrier-density modulation, and was first proposed for the modulation of charge carriers in oxide- [16] [17] [18] [19] and organic-semiconductor systems [20] . More recently, this approach was applied to nanomaterials such as 2D systems including graphene [21, 22] , layered transition-metal dichalcogenides [23] [24] [25] ), quasi-1D systems such as nanotubes [26] [27] [28] [29] [30] , and nanowires (NW) made from group IV and II-VI semiconductors [31] [32] [33] [34] [35] [36] or oxides [37, 38] . In particular, the ionic liquid EMIm-TFSI has been widely used for gating field effect devices fabricated starting from different nanostructures of diverse materials. This reflects the versatility of this liquid systems in terms of the physico-chemical compatibility with different solid state systems, as well as in terms of the possibility of operation in a relatively large electrochemical window [39] [40] [41] . To date, ionic liquid gating represents the most powerful approach to achieve field effect control of semiconductor nanostructures, in terms of the effective electric field [42] [43] [44] [45] .
The field-effect control of III-V semiconductor nanostructure devices represents a formidable tool both for fundamental studies and technological applications [46, 47] . In this frame, NW-based field-effect devices are widely expected to impact significantly in different fields from energy harvesting and storage [48] [49] [50] to quantumcomputation/communication technologies [51] [52] [53] , from nanoelectronics [54] to sensing applications [55] . Ionic-liquid gating was proposed for GaAs-supported InAs quantum dots contacted with nano-gap source-drain electrodes [56] , while a similar approach based on polymer electrolytes was used for InAs NWs [57] [58] [59] . To the best of our knowledge, the use of ionic liquids as a gate for field-effect devices based on individual NWs of group III-V semiconductors is still unreported.
In this work, field-effect transistors (FETs) based on individual InAs NWs were realized and controlled via a voltagebiased ionic-liquid gate implemented by a droplet of ionic liquid surrounding the nanodevice. Electric transport measurements were carried out in a wide range of source-drain voltage bias values (V DS ), while the voltage V LG applied to the liquid gate was changed within few Volts around zero bias. The transconductance was also probed in a different configuration. We used the SiO 2 /Si ++ substrate as a back-gate to which we applied a voltage-bias V BG in the range +30 to -30 V. InAs NW-based FET upon ionic-liquid gating is demonstrated, and we found a superior performance of liquid gate operation with respect to standard SiO 2 /Si ++ back-gating. We measured the temperature dependence of the NW resistance from 240 K to 4 K for different liquid-gate applied voltages: semiconducting or quasimetallic behavior was observed depending on the V LG applied. Moreover, we highlighted the impact of temperature and gate-voltage sweep rates on the hysteresis observed in the transconductance upon forward and reverse gate sweeps. We shall argue that the present results open the way to the exploitation of ionic-liquid gating in nanodevices based on III-V semiconductor NWs, and suggest new avenues to investigations spanning from nanoscale thermoelectrics to subwavelength light emission or detection, and from phase transitions to bioelectronics. Besides, the unique capability of the ionic liquid environment in terms of tuning the effective electron density [42] [43] [44] [45] combined to the transport properties of III-V semiconductor nanostructure and in particular nanowires, are of undoubted relevance for fundamental studies. In particular, our results indicate that ionic liquid gating can provide a formidable tool for the advanced field-effect control of a material system -InAs nanowires -that is emerging as an ideal candidate for the experimental study of the physics of Majorana fermions in nanodevices [60] [61] [62] . Devices were fabricated starting from wurtzite n-type InAs NWs grown on (111)B InAs substrates (Fig. 1a) exploiting gold-catalyzed chemical beam epitaxy [63] (see Supporting Information and Methods section for further details). NWs were mechanically detached from the growth substrate by means of sonication and dispersed in isopropyl alcohol (IPA) before being transferred to a pre-patterned p ++ Si/SiO 2 substrate by dropcasting [46] (see Supporting Information for further details). Combs of contact electrodes (100 nm wide) were patterned using electron-beam lithography on selected InAs NWs, while square gate electrodes (100 µm side, yellow-colored in Fig.1b) were defined in proximity of the contacted NWs. Prior to metal evaporation (Ti/Au, 10/100 nm), the NW contact areas were passivated using a standard ammonium polysulfide (NH 4 ) 2 S x solution in order to promote the formation of lowresistance ohmic contacts. Scanning electron micrographs of one of the fabricated devices are shown in Fig.1b and Fig.1c . In the latter, the InAs NW (red-colored) is contacted with a comb of four electrodes defining three NW sections that can be individually tested. Each fabricated device -contacted NW plus gate electrode -was covered with a droplet of ionic liquid, as schematically shown in Fig.1d and reported in Methods. Figure 1e shows a schematic cross-sectional illustration of a complete liquid-gated NW-based FET. Devices with different lengths (L) and widths (W ) were realized. Typically, L was chosen between 800 nm to 1200 nm, while W spanned from 50 nm to 80 nm. We have fabricated 6 chips, each hosting 4-6 device fabricated starting from individual nanowires, for a total number of 28 devices. The SEM analysis shown evident defects in 3 devices (8 individual sections), due to misalignment in the fabrication, that avoided electrical tests. These problems were easily successively solved by optimizing the alignment procedure. The devices without defects were tested in absence of the ionic liquid drop, using a probe station at room temperature. Electric contact issues were noticed for two full devices (none of the sections were conducting) and for other 5 individual nanowire sections of different devices. We attribute these problems to the aging of the passivation solution, which was solved by reducing he utilisation period of the same solution. For all other nanowire sections, no contact issues were observed and we measured electrical resistances of the order of several kOhms. When a positive voltage V LG is applied to the gate electrode immersed in the ionic liquid, the latter dresses the nanowire surface with cations and thus induces accumulation of negative charges (free electrons). Simultaneously, a source-drain voltage V DS (not indicated in Fig.1d ) is applied between two consecutive metal electrodes defining one of the NW portions, and the resulting source-drain current I DS is measured. Experiments were performed in a two-wire configuration, using a multi-channel source-meter-unit to measure current in the NW channel, apply gate voltage bias and monitor leakage current. The SiO 2 /Si substrate could be voltage-biased (V BG ) and thus implement a back gate. The back gate was grounded while operating the liquid gate. Electrical measurements were performed from room temperature down to T = 4.2 K, in the dark and in the presence of low-pressure He exchange gas. After bonding and deposition of the ionic liquid drop, we tested more than 5 devices from different chips, probing several nanowire sections for each device. The statistics of our main results is reported in the Supporting Information [SI-1. Transport properties of InAs nanowire-based FETs operated via solid state back-gate, Table 1 , page 4; SI-3. Ionic liquid gated InAs NW FETs -additional data: room temperature and low temperature device operation, page 5-6-7, figures SI-5-6-7].
Both experimental and numeric approaches have shown that the electrochemical window of the ionic liquid used in this work ranges between about ±2 V [39] [40] [41] . However, as the reaction rate decreases exponential with decreasing temperature, following the Arrhenius law, much higher gate voltages can be applied to the ionic liquid at temperatures slightly above the freezing point, without risking damages from electrochemical reactions. To make sure that our device stayed free from electrochemical effects, we performed cyclic voltammetry measurements through the ionic liquid at the temperatures relevant for our measurements (see Supporting Information).
Operation and performance of ionic liquid gated InAs nanowire transistors
We report in Fig.2 the operation of a liquid-gated InAs NW-FET at 240K. Panel (a) reports the transistor output characteristics and demonstrates successful FET operation with ohmic regime at low V DS bias, followed by the onset of saturation regime at high V DS bias. The low voltage bias region of the I − V characteristics is magnified in panel (b) and permits to appreciate the perfectly Ohmic behaviour. From the transconductance curves reported in panel (c), the liquid-gate threshold voltage V LT can be estimated. In our devices we found V T ranging from -1.8 V to -1.0 V, consistently with the relatively high concentration of n-type dopants, as discussed in the Supporting Information and later in this article. Figure 3a reports the source-drain current I DS (red dots, Log scale) measured in one of our devices at 240 K as a function of V LG (sweep rate 4 mV/s) with applied bias V DS = 10 mV. The InAs NW-based FET is driven from full saturation -passing through a region of linear response -to full pinch-off within V LG = +2 V and V LG = -2 V. The residual current level (≤ 1nA) observed is compatible with previous results on similar ionic liquids [25] . During device operation the absolute value of the leakage current measured across the gate electrode remained negligible, always below 50 pA (black dots, right y-scale), i.e. more than four orders of magnitude below the saturation current -and well below the off-current -for the whole range of V LG investigated.
The transconductance in our devices was preliminary investigated at room temperature using the back-gate without ionic-liquid droplet. Figure 3b shows the source-drain current I DS (blue dots, Log scale) measured at room temperature in one of the devices without ionic liquid droplet as a function of V BG (sweep rate ≈5 mV/s) with applied bias V DS = 4 mV. In this case leakage current did not exceed 5 nA. From the slopes dI DS /dV G of the linear parts of the characteristics, we can extract the electron mobility µ as µ = dI DS /dV BG · L 2 /(C BG V DS ), for the back-gate configurations, with C BG being the back-gate capacitance. The NW doping level was rather high (n ≈ 6 · 10 17 cm 3 /Vs) and prevented full modulation of device conductance even for back-gate applied voltage intervals as large as 60 V. The highest mobility values obtained were between 135 and 600 cm 2 /Vs (mirroring the know inter-wire non uniformity [63] ). Experimental results are reported and analyzed in detail in the Supporting Information and yield estimates of the electrical mobility µ and the electron density n of our NW-based devices.
Furthermore, we can estimate the field-effect mobility using the ionic liquid gate, provided we can estimate the gate capacitance C LG . Thanks to the presence of the SiO 2 /Si ++ substrate, our EDL-devices can be operated as "hybrid" FETs in which field effect is driven by a back-gate voltage V BG while the ionic-liquid landscape is kept unchanged at low temperatures. The device operation for the two different gating configurations is reported in Fig.3c which directly compares the transconductance G DS of the device measured upon sweep of V BG (blue circles) and V LG (red circles). A very large difference in gating efficiency is apparent: while a modulation of three orders of magnitude is achieved by varying V LG from -2 V to +2 V, the modulation of G DS does not exceed 15 % by varying V BG from -15 V to +15 V.
Assuming µ as a parameter characteristic of the nanostructure at a certain temperature and level of extrinsic doping, and assuming ∆G ∝ µ∆V G /C G in the linear region of the transconductance, from the comparison between the two datasets we estimated the ratio C LG /C BG between the liquid-gate capacitance C LG and the back-gate capacitance C BG as C LG /C BG ≈ 30 in this device. We can now estimate EDL-mobility
LG is strongly material dependent and is influenced by the amount of trapped states and impurities on the device. Knowing the back-gate capacitance and the ratio of the onset slopes of the transconductance measurements done by using the back-gate and the ionic liquid gate, we can estimate the ionic liquid capacitance for each device. For back-gate operation in the sweep shown in Fig.3c we estimated C BG ≈ 57aF . This, taking into account the nanowire channel surface area S = L · 2πr, with L being the length of the nanowire section and r being the radius of the nanowire, yields an ionic-liquid gate capacitance C LG ≈ 0.9µF. The EDL-mobility results as µ ≈ 59 cm 2 /V/s. All our in this way estimated mobilities range between 55 and 245 cm 2 /V/s and are therefore a factor 2 to 3 lower with respect to the estimated back-gate mobilities. This can be tentatively rationalized considering (i) our approximation of the system geometry as a cylinder onto an infinite plane, while the NW cross section is hexagonal and one of the six facets lays on the SiO 2 substrate, and (ii) possible detrimental effects on the EDL-mobility due to charge disorder induced by the ionic liquid [66, 67] . A more detailed discussion of EDL mobility and its calculation is given in the Supporting Information.
Low-temperature behavior
In figure 4 we report the temperature dependence of the device resistance as modulated by the liquid gate. In our study, we explored the possibility to induce a modification from semiconductor to quasi-metallic behavior in the transport properties of the nanowire-device under test. This is extremely relevant for the study of charge-density-induced phase transitions in III-V semiconductors nanostructures. As is shown in the following, our results provide the clear experimental evidence of a marked change in the temperature dependence of the InAs nanowire driven by the liquid-gate voltage bias, where a behavior consistent with the onset of a metal to semiconductor transitions can be observed. The outcome suggests that this system can be of interest to investigate quasi-1D conductivity and phase transitions at the nanoscale [64] . The temperature dependence of the transport properties in our devices was investigated from 240 K to 4.2 K for different gate-voltage values applied to the gate electrode. To this aim, special care was taken to allow for the stabilization of the ionic liquid and to avoid thermal hysteresis effects (see details in the Supporting Information), always checking the leakage current. Figure 4 displays the R(T ) curve measured in one of our devices for T ≤ 50 K. For V LG = -1.5 V (red dots) the NW is almost depleted and the R vs T experimental curve displays a characteristic semiconductor behavior. The resistance increases abruptly in the low-temperature region (T ≤ 30 K), with the ratio R 5K /R 200K approaching the value of 100 (inset). For V LG = -1.0 V (orange dots), R still increased quite markedly by reducing T but the ration R 5K /R 200K barely exceeds the value of 10. Biasing the gate electrode with large positive voltages yielded a drastic drop in the R 5K /R 200K ratio, that in fact assumes values close to one for V LG = +4.0 V (blue curve) and V LG = +7.0 V (black curve). 
Effect of temperature and sweep rate on the I-V characteristics
Temperature and gate-voltage sweep rates can influence the measured transport properties of InAs-NW-based devices [65] : this is particularly true for the present case of ionic-liquid gating. In general, however, a transport regime characterized by negligible hysteresis during a cycle of gate sweep is desirable: we searched for this regime in parameter space by investigating the hysteretic features displayed by our devices as a function of temperature and liquid-gate voltage-sweep rate. Figure 5a reports current traces measured during a gate cycle (V LG : +1.5 V → -1.5 V (forward sweep), -1.5 V → +1.5 V (reverse sweep)) for a 4 mV/s sweep rate at different temperatures from 300 K to 230 K. Room-temperature device operation can be much affected by unwanted electrochemical phenomena leading to significant leakage current (Supporting Information) and hysteretic behavior. Decreasing temperature down to 240 K results in quenching the electrochemical phenomena while preserving an acceptable ion mobility. As a consequence, hysteresis decreases and virtually vanishes at about T = 240 K. Further lowering the temperature leads to degradation of ion mobility and establishment of sizable hysteresis loops. Figure 5b reports current traces measured at T = 240 K for sweep rates from 9 mV/s to 143 mV/s. The increase of the sweep rate above 9 mV/s leads to a behavior change similar to that produced by temperature decrease below 240 K, i.e., hysteresis become more and more pronounced: ions can not track gate change and sign reversal for sweep rates faster than 40 mV/s. Figure 5c reports current traces measured at T = 235 K for different sweep rates from 1 mV/s to 61 mV/s and show hysteresis with all sweep rates considered. This analysis shows that with the present devices optimal performance is obtained at a temperature of 240 K and a sweep rate of 4mV/s: these are the parameters used for all measurements presented in this work in Fig.s  1-4 .
Finally, it is worth to stress the differences and peculiarities of the results reported in this work with respect to the outcomes of other works using a different technique to gate InAs nanowire based devices [58, 59] . In reference [59] , Liang & Gao focus on the Rashba spin orbit coupling, widely using magnetic field for the Rashba coefficient characterization in presence of an electric field created by the polymer electrolyte, while in reference [58] F. Svensson and colleagues report transport properties at low temperature in the Coulomb blockade regime. Here, using ionic liquid gating, we report clear experimental evidence of the onset of a charge induced phase transition, as well as the systematic study of the gating performance and of the hysteresis. The key properties of ionic liquids exploited in this context are the negligible vapour pressure, the high thermal and electrochemical stability, the high inherent conductivities and lack of reactivity. Finally, it has to be taken into account that the ionic liquid gating approach can be used not only for global gating but also for gating selected sections or areas of individual nanostructures. This can be easily achieve by protecting desired sections of the device with a photoresist, leaving the unprotected sections subjected to the gating action of the ionic liquid. This approach has been demonstrated in several works [68] [69] [70] .
CONCLUSIONS
In conclusion, we investigated the device performance of a single-InAs-NW based FET with an ionic liquid as gate. To the best of our knowledge, this is the first successful demonstration of ionic-liquid gating with a NW-based device of this material of much importance for both fundamental physics and applications. We investigated the impact of sweep rate and temperature on the stability and hysteresis of the device transconductance. We estimated an ionic-liquid gate capacitance up to 30 times larger with respect to standard back-gate capacitance via the SiO2/Si++ substrate. This yields an increase of a factor 30 in the overall gating performance. We studied the temperature dependence of the device resistance as modulated by the liquid gate. A clear change from semiconductor to quasi-metallic behavior was observed thus suggesting the relevance of this system for the study of charge-density-induced phase transitions in III-V semiconductors nanostructures. We believe the present work can stimulate novel investigations in the field of nanoscale thermoeelectrics, phase transitions, light emission from and detection by sub-wavelength semiconductor nanostructures. Besides, since many classes of ionic liquids are biocompatible, also bioelectronic and sensing applications of ionic liquid gated III-V semiconductor nanowires can be envisioned. In this direction, the large surface-to-volume ratio assured by the characteristic aspect ratio of the nanowires represents a very desirable feature.
EXPERIMENTAL SECTION
InAs NWs were grown by Au-assisted chemical beam epitaxy in a Riber Compact 21 system, employing pressure control in the metalorganic lines to determine precursor fluxes during the growth. The precursors involved in the NW growth are tri-methylindium (TMIn) and tertiarybutylarsine (TBAs). A nominally 0.5 nm thick Au film was first deposited on (111)B InAs wafers by thermal evaporation. Before the growth was initiated, the sample was heated at 540 ± 10
• C under TBAs flow for 20 min in order to de-wet the Au film into nanoparticles and to remove the surface oxide from the InAs substrate. The NWs were grown at temperature of 465±10
• C, with TMIn and TBAs line pressures of ≈0.9 Torr and ≈3 Torr, respectively, for a time of ≈45 min. Ditertiarybutylselenide (DtBSe) with a line pressure of 0.10 Torr was used as n-doping source.
The ionic liquid used for electrostatic doping was 1-Ethyl-3 methylimidazolium bis(trifluoromethylsulfonyl)imide (EMIm-TFSI). Ionic liquid droplets were placed on the devices using a 40 µm Pt wire bent to a loop, and covered by thin (≈ 200 × 300 µm) glass slides to stabilize the droplet and minimize strain effects when freezing the liquid. The dipstick with the sample mounted was pumped at room temperature for about 2 hours before being dropped into liquid helium. The 4 K environment ensures cryogenic vacuum, which is essential to significantly reduce EDLgate leakage current. Two-terminal DC transport measurements, as well as the application of the gate voltage were performed with an Agilent B2902A source-measurement-unit.
Supporting Information. Transport properties of back-gated InAs NW FETs. Protocols for the measurement of the T-dependence of device resistance. Additional data of ionic liquid gating, including room temperature device operation. Estimate of device mobility upon ionic liquid gating.
